
Low Power Circuits with Small Voltage Swing Transmission, Voltage Regeneration, and Wide Bandwidth Architecture

APPENDIX

5


Eleven figures are attached as appendix pages A2 to A12, shematically showing examples of embodiments of the invention.

Small Swing Signal DRAM Architecture



A2

Low Power Hierarchical Direct Sensing w/ Local Write Back



Read, Write, WriteBack Control Table

, <u>;</u>

PSA WriteBack (1 cycle) SSA WriteBack (2 cycle) SSA WriteBack FS (2 cycle)	LR de) yes te) yes cycle) no	no yes	L option yes yes	F no yes yes FS	WB no yes yes
AD CH	-	-	0	0	
WRT	0	0	_	0	
MDQ Read Sel	0	-	0	0	
MDQ Write Sel	0	0	_	0	
WBRF	-	0	0	0	
Status	WrtBk / Refrh	Read	Write	Bank off	

1. WriteBack can be local at PSA or at remote SSA

2. Write Data can be small swing or full swing on MDQ

3. Local WriteBack (smaller power), remote WriteBack (smaller area)

4. Local WriteBack writes better to cells

5. One cycle or two cycle writeback option

Read cycle, Write cycle = 3 ns

Read + Write Back cycle = 4.5 ns < Read cycle + Write cycle (6 ns)


The above is the control table for the various operations: READ, WRITE, WRITEBACK REFRESH. For READ operation, RD and MDQ_READ_SEL are HIGH. For WRITE operation, WRT and MDQ_WRITE_SEL are HIGH. For WRITEBACK REFRESH operation, RD and WRBF are HIGH. Since DRAM cell voltage is "destroyed" after each READ operation (due to charge sharing), WRITEBACK is an operation to restore the DRAM cell voltage (logic data) after a READ.

For PSA (primary sense amplifer) to perform a WRITEBACK, the level restoring logic LR is used, as shown in the above table.

WRITEBACK can be performed from the SSA, by using the level restoring logic LR, the READ mux (R), the SSA latch (L), the SSA feedback logic (F) and the SSA WRIETBACK mux (WB), as shown in the above table.

The tradional full swing WRITEBACK can be performed from the SSA, without the level restoring logic (LR) in the PSA, the READ mux (R), the SSA latch (L), the SSA feedback logic (F) operated in full swing mode, and the SSA WRITEBACK mux (WB), as shown in the above table.

Small Swing Signal Inverter, Level Regenerator and Bias Generator




N, P d vic well bias of Small Swing inv is gen rated via VTP feedback N, P


N, P devic w II bias of L v IR gen rator is g n rated via VTP feedback

Z W

Small Voltage Swing Data Transmission and Regeneration




Small Voltage Swing Data Transmission and Regeneration




Different Mode of Read, Write and WriteBack/Refresh

Ì,



Small Voltage Swing Hierarchical Direct Sensing (with Local WriteBack, Small Swing Write Data)



M 9

